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Microelectronics is currently receiving massive attention in the curricula of educational institutions from lower secondary school right through to postgraduate university level. In the United Kingdom, for example, there is now an electronics 0-level course which places considerable emphasis on microelectronics (Associated Examining Board 1980), while science and engineering departments in universities, polytechnics and colleges throughout the country are increasingly developing courses concerned with microelectronic devices and their applications. In 1979 f9m was allocated to a microelectronics development programme for schools and colleges (Department of Education and Science 1979) and 30 or so projects are currently being financed (Col1 1980) . Microelectronics is however a broad term, and integrated circuits for example have been around since the early 1960s. In fact microelectronic devices of this kind have long been dealt with in the curricula of tertiary institutions, and have also been widely studied and used in secondary schools. The real microelectronics revolution dates from the early part of the 1970s with the development of the microprocessor-the central processing unit of a digital computer fabricated on a single integrated circuit chip. It is the microprocessor and the associated products of the large scale integration of electronic circuits (RAMS, ROMS and so forth) which will have the biggest impact on our lives and which will be studied increasingly in schools, colleges, polytechnics and universities.
Michael Kenneth Summers is a lecturer in education at the University of Hong Kong. He is a member of the Editorial Board of Physics Education and in recent years he has written a number of articles in the fields of computer assisted learning and modern electronics for the magazine.
These two articles are concerned with learning about microprocessors through experiment, and to this end describe the construction of a simple system which can be used in courses at any level concerned with microprocessor hardware, software or applications. A variety of microprocessor development systems are, of course, available commercially at low cost (see for example Summers 1978) but these are constructed on printed circuit boards with a resident monitor program in ROM, and as such are rather inflexible. The system described in these articles has the following advantages when compared with commercial systems:
(1) It is constructed mainly on breadboard, so that very little soldering is required. Integrated circuits and interconnecting wires are simply pushed into the appropriate holes in the breadboard matrix.
(2) Because of this, the system is veryjexible, i.e. it is easy to change connections, add extra chips, make connections to external devices for control purposes, and so on. This makes it ideal for use in educational settings where hardware functioning and the design of microprocessor systems are under study.
(3) The monitor program is loaded into RAM, and can be designed by the user to suit his or her own requirements (a sample monitor program is given). Although a tedious process, this has two important advantages. First of all, schools in particular may not have facilities for developing and 'burning in' ROMS, and so construction of a system requiring RAM only is a realistic project for them to tackle. Secondly, students are able to design, load and evaluate their own monitor programs (which can be of various levels of complexity). Apart from being a useful exercise in machine language programming, this is a good introduction to the concept of an operating system. It should perhaps be mentioned that although loading a monitor into RAM can be tedious (depending on its length), the CMOS chips used have a low power memory retention facility so that programs can be retained as required with only a very small current drain from a back-up battery supply. Of course, if control of external devices is all that is required, no monitor program is necessary. By loading the starting address at the appropriate RAM location (later), the microprocessor can execute any program to control the device.
The cost of construction is not particularly low, the most expensive item being the breadboard itself (around L20 at current prices). An estimate of cost excluding breadboard is currently about f50, but anyone building, testing and using this system will learn a lot about microprocessors, and will end up with a useful piece of teaching equipment.
Design
It must be made clear at the outset that the purpose of this article is nor to provide an introduction to microprocessors per se, although descriptions throughout will be sufficiently detailed to allow someone with only a rather elementary knowledge of these devices to follow what is going on. The system to be described uses the popular Motorola MC6802 microprocessor, and some familiarity with this chip or the associated and more widely used MC6800 is assumed. Readers without this knowledge can find accounts in many texts, but the author would particularly recommend the excellent book by Bishop (1979) since it assumes no prior knowledge and strikes a nice balance between descriptions of hardware and software. Bishop's book describes the MC6800, but as far as software is concerned the two chips are identical.
The advantage of the MC6802 is that it contains an on-chip clock and 128 bytes of on-chip user RAM. In fact it is this RAM which is designated in the present design for the development and storage of user programs. Although this is only a very small amount of memory, it is quite adequate for writing the kind of simple machine language programs that one might include in basic courses dealing with microprocessor software and elementary applications. Additional RAM can, of course, be added externally if required. It is perhaps worth noting that a simple microprocessor system based on the MC6802 has been described elsewhere (Huffman 1979) but this is a more traditional design with a monitor program in ROM and is unfortunately lacking in clarity of exposition. It may however be a useful background reference for anyone tackling the present project.
A labelled photograph of the complete system is shown in figure 1 , while a complete circuit diagram is given in figure 2. The major design features to be noted are as follows.
(1) Eleven integrated circuits (i.c.s) are used, all of which are plugged directly into the breadboard.
(2) The prototype shown in figure 1 used two QT-59s breadboard sockets and three QT-59B bus strips manufactured by Continental Specialities Corporation, but a variety of similar boards are available from other manufacturers. The QT-59s sockets are 59 holes long with groups of five connected holes arranged vertically either side of a central dividing groove. The physical arrangement of the i.c.s on these boards is indicated in figure 1, but note that a different layout may be necessary if boards from other manufacturers are used (available dimensions vary). In the layout of figure I there is space for a third board beneath the upper two. This will be required if additional memory or i.c.s interfacing to the outside world (A-D converters, PIAS, buffers and so on) are required.
(3) All addresses and data are monitored by a pair of seven-segment LEDs (details are given later when the design of a suitable monitor program is considered). It is convenient to mount these on a small piece of stripboard as shown in figure I, although they can be plugged into additional breadboard if this is available. The LEDS are driven by a pair of CMOS MC14495 RCD-to-7 segment hexadecimal latch/decoder/driver i.c.s tied directly to the data bus. The right-hand LED monitors data lines Do-D, (least significant hex digit) and the left-hand LED data lines D,-D, (most significant hex digit).
(4) Two 256 x 4-bit CMOS MCM145101 RAMS are used to store the monitor program. By wiring their address lines in parallel and using the data lines separately it is possible to store and access 256 x 8-bit binary words (i.e. the monitor program can be up to 256 bytes long).
The advantage of these particular RAMS is that they have separate input and output data lines (an unusual facility). In the present design the monitor program is loaded by setting the appropriate binary words on a pair of hexadecimal- is then zeroed by momentarily wiring its reset pins high, and the first monitor byte loaded into the lowest memory location (00) by depressing the data load switch. The counter is then incremented by depressing the address increment switch (which drives the counter clock input via the dual NAND gate debouncing circuitry wired around IC6), the thumbwheel switches set to the next monitor byte, data load depressed, and so on until the entire monitor program has been loaded. During this process the microprocessor should be in the HALT state (HALT line wired low) so that it is isolated from the address bus, and the -displays enabled by wiring the driverjdecoder CL lines low. The latter connection allows each monitor byte to be displayed in the LEDS as it is loaded.
On completion of the monitor load sequence the four temporary connections (shown dotted in figure 2 ) are restored to their original form. This means that the hex buffers are tristate and isolated from the address bus, the microprocessor is no longer halted, and the display and RAM enables are driven by the 4-to-16 line decoder and are hence under microprocessor control (later). Note that apart from during the monitor load sequence the RAM R/W lines are permanently high (read only state). In effect this means that, as far as the microprocessor is concerned, the RAMS are acting as a monitor ROM. The separate input and output data lines of the RAMS allow this RAM'ROM function to be implemented very easily.
(5) When the microprocessor is released from its HALT mode or when the RESET switch is depressed, the monitor program will be executed, i.e. the monitor program will be in control of the system. Typically this program will scan the keyboard for key depression and release, display entries in the LED displays, store user program bytes in the 128 bytes of RAM on the MC6802 microprocessor chip (the user RAM), and provide facilities for executing programs, storing results and debugging programs. The range of facilities available will depend on the complexity of the monitor program (a simple one will be described later).
(6) The 128 bytes of user RAM on the MC6802 occupy hex addresses 00 to 7F and are connected internally to the address bus. External devices are addressed by decoding microprocessor address lines A,-A,, using the MC14515B 4-to-l6 line decoder chip. Each one of the 16 possible combinations of binary digits on these four address lines causes one of the 16 decoder outputs SO to S15 to go from its normally high to a low state. These low going signals can be used to enable up to 16 external devices at 16 distinct addresses. In the configuration of figure 2 only three external devices are accessed, i.e. the display, the hex keyboard and the external RAM. These are enabled by decoder outputs S1, S8 and S15 respectively (an arbitrary choice). Since microprocessor address lines A,,-A,, are not connected, the display responds to address XlXX, the keyboard to X8XX and the external RAM to XFXX (where X represents any hex digit). In practice we shall write the irrelevant digits as zeros, so that these addresses become 0100, 0800 and OF00 respectively. Note that under this decoding scheme the monitor program is stored in addresses OF00 through to OFFF, and that up to 13 more external devices can be accessed using the 13 unused decoder output lines.
Decoding of unused address lines A , ,-A , would, of course, allow further expansion.
(7) The hex keyboard through which user programs are entered, debugged and executed is fully encoded and debounced by the MM74C922 encoder chip IClo. It should be noted that a variety of hex keyboards are available and the physical arrangement of keys may differ from that shown in figure 2 (in fact the keyboard used in the prototype system of figure  1 has a different key layout) . This does not matter provided care is taken to wire each key to its correct row/column input of the encoder chip. For example, key 9 must be wired to XJY3 whatever its position on the keyboard, and so on. The encoder itself has tristate outputs allowing direct connection of its four encoded data output lines to the lower four microprocessor data lines Do-D,. When a key is pressed a data available pulse (DA) is fed from IClo to microprocessor data line D ? via a non-inverting tristate buffer. The monitor program can therefore detect a key closure and release by testing D,. This technique is illustrated in the sample monitor program described later.
(8) Finally, note that the system clock (internal to the MC6802) is controlled by a crystal of resonant frequency between 1 and 4 MHz. In fact the MC6802 divides this frequency by 4, so that with a 4 MHz crystal the system runs at its maximum frequency of 1 MHz. The clock signal E is output from pin 37 of the microprocessor, and in the present design this is NANDed with the VMA output from pin 5 and used to synchronise decoder IC, via its inhibit input.
Construction and testing
Apart from the two low-power Schottky hex buffers, all i.c.s are CMOS and must be handled with caution to prevent exposure to excessive electrostatic voltages. In practical terms this means keeping the chips in the conducting carriers in which they are supplied by the manufacturers until they are actually plugged in to the breadboard, and not wearing clothing such as nylon shirts or working on surfaces which are easily charged electrostatically. To be completely safe it is best to work on an earthed metal surface and ground the body with an earthed length of bare wire wound around the wrist, but these rather excessive precautions are not really essential with modern CMOS devices which incorporate protective circuitry to guard inputs against damage due to high electrostatic voltages (they were certainly not taken when the present system was constructed). Note that the inputs of CMOS devices must not be allowed to 'float' and must therefore be tied to either the positive Phys Educ Vol 17 1982 Prlnted ,n Great B r taln or negative supply rails, through 'pull-up' or 'pull-down' resistors if necessary. This aspect of design is apparent from figure 2 (which, of course, includes resistors where necessary).
Construction itself is simply a matter of plugging in the i.c.s and wiring all pins according to the circuit diagram. In the design implementation of figure 1 all wires from the keyboard, the two thumbwheel switches and the top panel press-button switches are connected to the underside of double-sided terminal pins mounted along a narrow piece of matrix board. Wires soldered to the top side of these pins (visible in the photograph) are then taken to the appropriate breadboard holes. A suitable 5 V smoothed power supply is, of course, required and can be connected to the side of the unit via two 4 mm sockets. Two wires from these sockets are led to the surface and pushed into the bus strips as shown in the photograph.
In practice the best approach to construction is to assemble and test the system in stages. The first step should be to connect the keyboard, thumbwheel switches and push-button switches to the underside of the matrix board terminal pins, and then plug in and wire up the keyboard encoder i.c. Correct encoding action can be checked by monitoring the i.c. data outputs with a multimeter (or an oscilloscope used as a d.c. voltmeter).
Following this the LED displays should be wired up and connected to the two latchidecoderldriver i.c.s. The keyboard encoder outputs can be connected temporarily to the latch/decoder/driver data inputs to check that the displays function correctly. A sensible next step is to plug in and wire up the quad NAND gate debounce section, the binary counter and the two hex buffer i.c.s, and check the enabled buffer outputs for correct counting from 0 to 255 for consecutive depressions of the address increment switch. The two RAMS can then be plugged in and connected up, and their enabled outputs connected to the display latch/decoder/ drivers while data from the thumbwheel switches are loaded at their inputs. This RAM test can be followed by a test of the 4-to-16 line decoder i.c. (although this can in fact be done at any stage). The decoder outputs are simply monitored while the logic levels at its A-D inputs are altered. Finally, the microprocessor is added and the wiring completed. After the crystal has been plugged into pins 38 and 39 the clock output (E) at pin 37 can be checked using an oscilloscope. But further testing really requires that a suitable test program be loaded into the external RAMS via the thumbwheel switches. This procedure will be described in part 2 of this article, to be published in the March issue.
